## **General Disclaimer**

# One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
  of the material. However, it is the best reproduction available from the original
  submission.

Produced by the NASA Center for Aerospace Information (CASI)

#### PROGRESS REPORT

October 1, 1980 - March 31, 1981

"A Study of Real-Time Computer Graphic Display Technology for Aeronautical Applications"

NASA Research Grant NSG - 1355

S.A. Rajala

North Carolina State University
Department of Electrical Engineering
Raleigh, N.C. 27650

April 30, 1981



(MASA-CR-164221) A STUDY OF REAL-TIME N81-22727
COMPUTER GRAPHIC DISPLAY TECHNOLOGY FOR
AERONAUTICAL APPLICATIONS Progress Report,
1 Oct. 1980 - 31 Mar. 1981 (North Carolina Unclas
State Univ.) 67 | HC A04/MF A01 CSCL 09B G3/61 42138

APPENDIX A

E

#### I. Introduction

The primary goal of the research conducted under this grant has been and will continue the design and implementation of hardware and software for real-time computer graphic displays for cockpits. The main emphasis of the past six month period has been the development, simulation and testing of an algorithm for anti-aliasing vector drawings.

# II. Anti-aliasing of Vector Drawings

Of great interest to the users of raster graphic display devices, in the removal of the adverse effects of spatial sampling. The pseudo-anti-aliasing line drawing algorithm we propose is an extension to Bresenham's algorithm for computer control of a digital plotter [1]. While retaining the salient features of the original algorithm, the new algorithm does not reproduce a line as a sequence of disjoint line segments. The new algorithm produces a series of overlapping line segments where the display intensity shifts from one segment to the other in this overlap (transition region). True anti-aliased lines can be considered as having an overlapping behavior as well, but in these lines the rate of intensity shift and therefore the length of the overlap is a function of the slope of the true line. In this algorithm the length of the overlap and the intensity shift are essentially constants because the purpose of the transition region is an aid to the eye in integrating the segments into a single smooth line.

The anti-aliasing algorithm retains the following important features of Bresenham's algorithm:

### I. Introduction

The primary goal of the research conducted under this grant has been and will continue the design and implementation of hardware and software for real-time computer graphic displays for cockpits. The main emphasis of the past six month period has been the development, simulation and testing of an algorithm for anti-aliasing vector drawings.

# II. Anti-aliasing of Vector Drawings

Of great interest to the users of raster graphic display devices, in the removal of the adverse effects of spatial samp-The pseudo-anti-aliasing line drawing algorithm we propose is an extension to Bresenham's algorithm for computer control of a digital plotter [1]. While retaining the salient features of the original algorithm, the new algorithm does not reproduce a line as a sequence of disjoint line segments. The new algorithm produces a series of overlapping line segments where the display intensity shifts from one segment to the other in this overlap (transition region). True anti-aliased lines can be considered as having an overlapping behavior as well, but in these lines the rate of intensity shift and therefore the length of the overlap is a function of the slope of the true line. this algorithm the length of the overlap and the intensity shift are essentially constants because the purpose of the transition region is an aid to the eye in integrating the segments into a single smooth line.

The anti-aliasing algorithm retains the following important features of Bresenham's algorithm:

This is a brief description of an implementation of our new anti-aliasing line plotting algorithm for a 512x512 raster display. The purpose of this document is to explain how the original Bresenham algorithm was modified for anti-aliasing.

Because the line plotting routine places pixel codes in a frame buffer, the intensity information which will be used in the discussion of the algorithm will refer to the two low order bits of each pixel. Full intensity, white, pixels will have ll as their low order bits. Black pixels will have 00 as their low order bits, and the algorithm calls for two intensities which represent two steps from black to white. The brighter of these two is the intermediate intensity (referred to as 66% in the program comments) and has 10 as its low order bits. intensity is the minimum intensity (33%) which has 01 as its low order bits. This numbering scheme allows the high order bits to represent color and allows new pixels to be ORed into memory. The possibility of accidently converting an intermediate pixel to a full intensity pixel by this ORing process and the visual effect this causes is so slight, that the use of additional bits or additional code to prevent this should not be considered.

Three program variables, FULL, IMED and IMIN, set prior to time generation, usually represent the full, intermediate (66%) and minimum (33%) intersities, respectively. IMIN will in one case (covered later) be set to the intermediate (66%) value; this is the only exception.

There are three constants used in the algorithm; these should be powers of two since they are used in multiplies and

should be implemented as shifts. The first constant is the number of pixels in the overlaps of the axial time segments (stairsteps) generated by the Bresenham algorithm. This lap constant (denoted LAPCON (1) in the program listings) is used for lines which are constructed primarily of axial moves. These axial lines form an angle less than tan<sup>-1</sup>(.5) with a vector aligned with the Ml move and are will execute an Ml move first (they have a negative initial decision variable). The second constant, also a lap constant (LAPCON (2)), is used to set a long overlap used on axial lines which form very shallow angles with the Ml axis. These lines have long runs of Ml moves and the longer overlap enhances their appearance, giving a better approximation of the true line. The lines using the second lap constant have a large difference in their Aa and Ab values (see Bresenham). The last constant (denote RATIO, and referred to as the aspect ratio) determines how great the difference between Aa and Ab must be to use the second lap constant. following values are normally used for these constants:

Lap constant one = 4 (pixels)

Lap constant two = 16 (pixels)

Aspect ratio = 32

If these constants are changed, their relative magnitudes must remain the same, that is, RATIO must be the largest and lap constant one must be the smallest and at least equal to two.

Execution of the algorithm begins with the normal computations used in Bresenham's algorithm. The octant is established, the Ml and M2 moves are set,  $\Delta a$  and  $\Delta b$  are set, and the initial value of the decision variable,  $V_1$  (referred to as delta), is computed.

The next computations are set two test variables used to position the overlaps, set the actual intensities to be used, and in some cases change the value of Bresenham's delta. The two test variables (denoted ANTI2 and ANTI1) are used to locate the transition region's (overlap's) starting and midpoints, respectively. When the algorithm initially enters the transition region, it produces the overlap by outputting a minimum intensity in the M2 direction; it makes the M1 move; and puts out an intermediate intensity. At the midpoint, an intermediate intensity is used in the M2 direction and a minimum intensity in the M1 direction. Because the transition region is divided into two equal parts, after the computation of the midpoint test value (ANTI1), the start point test value (ANTI2) is always set equal to twice the midpoint value (a shift left of one).

After the full (FULL) and intermediate (IMED) values are set using their respective parameters, the initial decision variable, delta (DELTA) is check for a non-negative value. If delta is greater than or equal to zero, then the line is of a diagonal type (it will contain only singular Ml moves, if any). For these types of lines, ANTII is set to its minimum value, -2\Delta b, and the minimum intensity is set to the value of the intermediate parameter (66%). Processing then proceeds to the setting of ANTI2 and the generation of pixels.

For axial type lines, a series of three cases are checked to set ANTIL. First  $\Delta a$  is checked to see if it is greater than or equal to the aspect ratio (RATIO) times  $\Delta b$ . If it is, then ANTIL is set to minus the long lap constant (LAPCON(2)) times  $\Delta b$ . If this first test fails, then ANTIL is set to minus the first lap constant (LAPCON(1)) time  $\Delta b$ ; this value of ANTIL is

ANTIl is now compared with the initial delta computed by the Bresenham algorithm. If ANTIl is less than delta, it is set to its minimum value, -2\Delta b. Now that ANTIl is set, the minimum (IMIN) intensity is set to the value of its parameter (33%). Next, ANTIl is added to delta (DELTA) to shift the laps in axial type lines for symmetry. After ANTI2 is set, the generation of pixels can begin.

The initial value of delta is compared to ANTI2, if it is less than ANTI2 then the first pixel of the line is output at full intensity. Otherwise, the pixel is output at the intermediate level.

A count is now initialized using the Δa value and is decremented each time M1 or M2 loop is executed. As indicated by Bresenham, this value (Δa) is the number of moves necessary to generate the line. When the count reaches zero, line generation is complete. Comparing the current position with the true line endpoint will not always work. Although the endpoint will be output by the algorithm, it may be in a lap and never actually coincide with the position datum.

Line generation begins now with the same loop (Ml or M2) that it would for Bresenham's algorithm and will proceed until the count (mentioned above) reaches zero. The M2 loop is exactly the same as it is for the Bresenham algorithm with pixels output at full intensity. The Ml loop contains the additional code for anti-aliasing.

When the Ml loop is entered, delta is compared with ANTI2. If delta is less than ANTI2, then the Ml loop performs exactly as specified by Bresenham and output a new pixel at full intensity. Since delta is usually less, the test instruction

is generally the only new instruction executed. The FORTRAN listing of the algorithm uses a slightly different Ml loop to keep track of position, but the result is the same.

If delta is greater than or equal to ANTI2, it is compared with ANTI1. If it is less than ANTI1, then the following sequence takes place. First a pixel of minimum intensity is output using the current (not updated) position plus the M2 move as its location. Then the position is updated with the M1 move and usual pixel is output but with an intermediate intensity. The loop completes execution by updating delta as specified by Bresenham. If delta is greater than or equal to ANTI1, then exactly the same sequence of operations takes place, except that the first pixel output has an intermediate intensity and the second has a minimum intensity.

# Reference.

[1] J.E. Bresenham, "Algorithm for Computer Control of a Digital Plotter," JBM System J. 4, 1965.

```
0001
                SUBROUTINE DRAWO(STARTX, STARTY, ENDX, ENDY)
        C
               LINE PLOTTING ROUTINE USING STANDARD BRESENHAM ALGORITHM
        C
                        - THIS SUBROUTINE DOES NOT DO ANY ANTIALIASING AND
        C
                        ANY COMMENTS PERTAINING TO THAT MAY BE IGNORED. IT
                        GENERATES ONLY FULL INTENSITY PIXELS (INTENS(1)).
        C
                       CALL PARAMETERS
        C
        C
                STARTX, STARTY = X % Y COORDINATES OF LINE START POINT
                ENDX, ENDY
                              = X & Y CORRDINATES OF LINE END POINT
               2000
                IMPLICIT INTEGER*2(A-Z)
0003
                COMMON RATIO, LAPCON(2), INTENS(3), FRAME(512, 512), DIAG
        C
        C
                       COMMON BLOCK PARAMETERS
        C
        C
               FRAME
                       = PICTURE ARRAY
                INTENS
                       = INTENSITY TABLE (VALUES AS FOLLOWS):
                          1 = FULL INTENSITY PIXEL CODE
        C
                          2 = 66% INTENSITY PIXEL CODE
        С
                          3 = 33% INTENSITY PIXEL CODE
        C
               RATIO
                        = ASPECT RATIO FOR ANTIALIASING ROUTINE, USED TO
                         DETERMINE SHALLOW AND STEEP (NEAR 45 DEG. ) LINES
                          WHICH USE A LONGER LAP (SEE LAPCON)
        C
               LAPCON
                       = PIXEL LAP CONSTANT TABLE, USED TO SET THE NUMBER
        C
                         PIXELS IN THE TRANSITION (LAP) REGION (VALUES AS
        C
                         FOLLOWS)
        C
                          1 = STANDARD LAP (INTERMEDIATE SLOPE LINES)
        C
                          2 = LONG LAP (FOR SHALLOW AND STEEP LINES)
        C
               COMPUTE DELTA X AND Y AND SETUP OCTANT
0004
                DELX = ENDX - STARTX
0005
                DELY = ENDY - STARTY
0006
               DELXY = IABS(DELX) - IABS(DELY)
           OCTANT 1 DR 2
0007
                IF (DELX GE O AND DELY GE O) THEN
8000
                       M2X = 1
0009
                       M2Y = 1
         OCTANT 1
0010
                        IF (DELXY GE O) THEN
0011
                                DELA = DELX
0012
                                DELB = DELY
```

```
0013
                                  M1X = 1
0014
                                  M1Y = 0
           OCTANT 2
                          ELSE
0015
0016
                                  DELA = DELY
0017
                                  DELB = DELX
0018
                                  M1X = 0
0019
                                  M1Y = 1
                          END IF
0020
          OCTANT 3 OR 4
0021
                 ELSE 1F (DELX. LT. O . AND. DELY. GE O) THÊN
0022
                          M2X = -1
0023
                          M2Y = 1
           OCTANT 4
0024
                          IF (DELXY, GE. O) THEN
0025
                                  DELA = -DELX
                                  DELB = DELY
0026
0027
                                  M1X = -1
0028
                                  M1Y = 0
          C THATCO
0029
                          ELSE
0030
                                  DELA = DELY
0031
                                  DELB = -DELX
                                  M1X = 0
0035
0033
                                  M1Y = 1
0034
                          END IF
            OCTANT 5 OF &
0035
                 ELSE IF (DELX.LT O . AND DELY.LT.O) THEN
0036
                          M2X = -1
0037
                          M2Y = -1
            OCTANT 5
0038
                          IF (DELXY GE. O) THEN
0039
                                   DELA = -DELX
0040
                                  DELB = -DELY
0041
                                  M1X = -1
0042
                                  M1Y = 0
           OCTANT 6
0043
                          ELSE
0044
                                  DELA = -DELY
0045
                                   DELB = -DELX
004c
                                  M1X = 0
                                  M1Y = -1
0047
                          END IF
0048
            DOTANT 7 OR 6
0049
                 ELSE.
0050
                          M2X = 1
0051
                          M2Y = -1
            OCTANT E
0052
                          IF (DELXY GE O) THEN
0053
                                   DELA = DELX
0054
                                   DELB = -DELY
                                   M1X = 1
0055
                                   MIY = 0
0056
            OCTAINT 7
                          ELSE
0057
                                   DELA = -DELY
0058
0059
                                   DELB = DELX
```

```
M1X = 0
0060
0061
                           M1Y = -1
0062
                    END IF
0063
             END IF
                                    *******
      C
      C
             SETUP LINE DRAWING ALGORITHM
      C
      SET UP CONSTANTS
0064
             DE 2B = 2*DELB
             DELEAS = 2*(DELB - DELA)
0065
             DELTA = DELZE - DELA
0066
             OLDX = STARTX
0067
             OLDY = STARTY
8400
0069
             FULL = INTENS(1)
       C
             DIAGNOSTIC ROUTINE
       IF (DIAG. GT. O) THEN ! IN DIAGNOSTIC MODE
0070
0071
                    WRITE(6, 2030)
                    FORMAT(" DRAWO SUBROUTINE - STANDARD BRESENHAM")
0072
       2030
                    WRITE (6, 2032) DELA, DELB, DELTA
0073
0074
                    FORMAT(' A=', I4, ' B=', I4, ' DELTA=', I5)
       2032
             END IF
0075
       C
       \mathsf{C}
              DRAW THE LINE
       C OUTPUT THE STARTING POINT
0076
             FRAME(OLDX, OLDY) = FULL
       C DRAW WE REMAINDER OF THE LINE
      100 IF (DELA GT. 0) THEN
                                         DELA = NO OF POSITIONS IN LIN
0077
                    IF (DELTA LT. 0) THEN
007E
       C M1 MOVE
                            OLDX = OLDX + M1X
0079
0080
                            OLDY = OLDY + M1Y
                            FRAME(OLDX, OLDY) = FULL
0081
                            DELTA = DELTA + DEL26
0082
0083
                    ELSE
       C M2 MOVE
0084
                           OLDX = OLDX + M2X
                            OLDY = OLDY + M2Y
0025
                            FRAME(OLDX,OLDY) = FULL
0086
                            DELTA = DELTA + DEL2AB
0087
                    END IF
008E
                     DELA = DELA - 1 ' DECREMENT POSITION COUNT
9300
0090
                     GOTO 100
0091
            END IF
```

# DRAWO

C LINE DRAWING COMPLETED C RETURN END

```
0001
                SUBROUTINE DRAW1 (STARTX, STARTY, ENDX, ENDY)
                 C
        C
                LINE PLOTTING ROUTINE USING ANTIALIASING BRESENHAM ALGORITHM
        C
                DEVELOPED BY E. J. DUNNING. THIS ROUTINE USES THE SIMPLE
                VERSION OF THE ANTIALIASING ALGORITHM WHICH ONLY CREATES
        C
        C
                TRANSITION REGION LAPPING ON LINES WHICH ARE PRIMARILY
        C
                AXIAL IN NATURE. THESE LINES ARE IDENTIFIED BY A NEGATIVE
        C
                INITIAL DELTA VALUE. COMMENTS IN THIS ROUTINE PERTAINING
        C
                TO ANTIALIASING STEEP LINES MAY BE IGNORED. THE APPEARENCE
        C
                OF THE STEEP LINES IS ENHANCED, HOWEVER, BY THIS ROUTINE BY
        C
                USING 66% INTENSITY PIXEL VALUES IN THE M1 TRANSITIONS.
        C
                                        BY E JACK DUNNING
        C
        C *
        C
        Ü
                        CALL PARAMETERS
        C
        C
                STARTX, STARTY = X & Y COORDINATES OF LINE START POINT
                          = X & Y CORRDINATES OF LINE END POINT
0000
                IMPLICIT INTEGER*2(A-Z)
0003
                COMMON RATIO, LAPCON(2), INTENS(3), FRAME(512, 512), DIAG
        \mathbf{C}
        C
                        COMMON BLOCK PARAMETERS
        C
                FRAME
                        = PICTURE ARRAY
                        = INTENSITY TABLE (VALUES AS FOLLOWS)
                INTENS
        C
                          1 = FULL INTENSITY PIXEL CODE
        C
                          2 = 66% INTENSITY PIXEL CODE
        C
                          3 = 33% INTENSITY PIXEL CODE
        C
                RATIO
                        = ASPECT RATIO FOR ANTIALIASING ROUTINE, USED TO
        C
                          DETERMINE SHALLOW AND STEEP (NEAR 45 DEG.) LINES
        C
                          WHICH USE A LONGER LAP (SEE LAPCON)
        C
                LAPCON = PIXEL LAP CONSTANT TABLE, USED TO SET THE NUMBER
        C
                          PIXELS IN THE TRANSITION (LAP) REGION (VALUES AR
        C
                          FOLLOWS)
        C
                          1 = STANDARD LAP (INTERMEDIATE SLOPE LINES)
        C
                          2 = LONG LAP (FOR SHALLOW AND STEEP LINES)
        C
        C
                COMPUTE DELTA X AND Y AND SETUP OCTANT
0004
                DELX = ENDX - STARTX
0005
                DELY = ENDY - STARTY
0006
                DELXY = IABS(DELX) - IABS(DELY)
```

OCTANT 1 OR 2

```
IF (DELX GE O AND. DELY GE O) THEN
0007
8000
                          M2X = 1
0009
                         M2Y = 1
           OCTANT 1
0010
                          IF (DELXY GE O) THEN
                                  DELA = DELX
0011
0012
                                  DELB = DELY
                                  M1X = 1
0013
0014
                                  MIY = 0
           OCTANT 2
0015
                          ELSE
0016
                                  DELA - DELY
0017
                                  DELB = DELX
0018
                                  M1X = 0
0019
                                  M1Y = 1
0020
                          END IF
           OCTANT 3 OR 4
0021
                 ELSE IF (DELX.LT.O .AND.
                                            DELY GE O) THEN
0022
                          M2X = -1
0023
                          M2Y = 1
           DCTANT 4
                          IF (DELXY GE. 0) THEN
0024
0025
                                  DELA = -DELX
0026
                                  DELP = DELY
0027
                                  M1X = -1
                                  M1Y = 0
0026
           DOTANT 3
0029
                          ELSE
0030
                                  DELA = DELY
0031
                                  DELB = -DELX
0032
                                  M1X = 0
0033
                                  M1Y = 1
0034
                          END IF
           DOTANT 5 DR 6
                                            DELY LT 0) THEN
0035
                 ELSE IF (DELX LT.O AND.
0036
                          M2X = -1
0037
                          M2Y = -1
        C
           DOTANT 5
9500
                          IF (DELXY GE O) THEN
0039
                                  DELA = -DELX
0040
                                  DELB = -DELY
0041
                                  M1X = -1
0042
                                  M1Y = 0
           OCTANT 6
0043
                          ELSE
0044
                                  DELA = -DELY
0045
                                  DELB = -DELX
0046
                                  M1X = 0
0047
                                  M1Y = -1
0048
                          END IF
           OCTANT 7 OR 8
0049
                 ELSE
0050
                          M2X = 1
0051
                          M2Y = -1
           OCTANT B
0052
                          IF (DELXY GE O) THEN
0053
                                  DELA = DELX
```

```
DELB = -DELY
0054
                             M1X = 1
0055
0056
                             M1Y = 0
        OCTANT 7
0057
                      ELSE
0058
                              DELA = -DELY
                              DELB = DELX
0059
0060
                             M1X = 0
                              M1Y = -1
0061
                      END IF
0095
0063
              END IF
       C
       C
              SET-UP LINE DRAWING ALGORITHM
       C
       SET-UP CONSTANTS
0064
              DEL2B = 2*DELB
0065
              DEL2AB = 2*(DELB - DELA)
              DELTA = DEL2B - DELA
0056
0067
              DLDX = STARTX
8400
              OLDY = STARTY
       C SET-UP ANTIALIASING
0069
              FULL = INTENS(1)
0070
               IMED = INTENS(2)
                                           ! DIAGONAL TYPE LINES
0071
               IF (DELTA. GE. O) THEN
                                            ! DEFAULT VALUE
                      ANTI1 = -DEL2B
0072
                      IMIN = INTENS(2)
                                            ! SET MIN TO MED INTENSITY
0073
0074
                      TYPE = 3
              ELSE
                                             ! AXIAL TYPE LINES
0075
                      IF ((RATIO*DELB), LE, DELA) THEN ! SHALLOW AXIAL
0076
                              ANTI1 = -LAPCON(2) * DELB
                                                           ! LONG LAP
0077
                              TYPE = 1
0076
                                             ! STANDARD AXIAL
0079
                      ELSE
                              ANTI1 = -LAPCON(1) * DELB ! STANDARD LAP
0080
                              IF (DELTA. GE. ANTI1) ANTI1 = -DEL2B
0081
                                    ! MINIMUM TRANSITION REGION (LAP) LENG
                              TYPE = 2
0082
                      END IF
0083
                                       ! STANDARD MINIMUM INTENSITY
                      IMIN = INTENS(3)
0084
                      DELTA = DELTA + ANTI1
                                                    ' CORRECT SYMMETRY
0085
0086
              END IF
0087
               ANTI2 = ANTI1 + 2
       С
       С
               DIAGNOSTIC ROUTINE
       С
       ! IN DIAGNOSTIC MODE
9800
               IF (DIAG. GT. O) THEN
0089
                      WRITE(6,2030)
                      FORMAT(" DRAW1 SUBROUTINE - ANTIALIAS ALG. NO. 1")
0090
       5030
                      WRITE(6, 2032) DELA, DELB, DELTA, ANTII, ANTIZ, IMED, IMIN, TY
0091
                      FORMAT(' A=', I4, ' B=', I4, ' DELTA=', I5, ' A1=', I5,
0092
       2032
                      " A2=", I5, " MED=", I4, " MIN=", I4, " TYPE=", I2)
0093
              END IF
```

0125

END

```
C**********************
       C*******************************
       C
               DRAW THE LINE
       OUTPUT THE STARTING POINT
0094
               IF (DELTA, LT, ANTI2) THEN
0095
                      FRAME(OLDX,OLDY) = FULL
0096
               ELSE
0097
                      FRAME(OLDX,OLDY) = IOR(FRAME(OLDX,OLDY),IMED)
0098
               END IF
       C DRAW THE REMAINDER OF THE LINE
0099
               IF (DELA. GT. O) THEN
       100
                                             ! DELA = NO. OF POSITIONS IN LI
0100
                      IF (DELTA, LT. 0) THEN
       C M1 MOVE
0101
                              NEWX = OLDX + M1X
0102
                              NEWY = OLDY + M1Y
0103
                              IF (DELTA, LT, ANTI2) THEN
0104
                                     FRAME(NEWX, NEWY) = FULL
                              ELSE IF (DELTA. LT. ANTI1) THEN
0105
0106
                                     FRAME (NEWX, NEWY) =
                                             IOR(FRAME(NEWX, NEWY), IMED)
0107
                                     FRAME(OLDX+M2X,OLDY+M2Y) =
                                             IOR(FRAME(OLDX+M2X,OLDY+M2Y), IMI
0108
                              ELSE
0109
                                     FRAME (NEWX, NEWY) =
                                             IOR (FRAME (NEWX, NEWY), IMIN)
0110
                                     FRAME(OLDX+M2X,OLDY+M2Y) =
                                             IOR (FRAME (OLDX+M2X, OLDY+M2Y), IME
0111
                              END IF
0112
                              OLDX = NEWX
0113
                              OLDY = NEWY
0114
                              DELTA = DELTA + DELZB
0115
                      ELSE
          M2 MOVE
0116
                              OLDX = OLDX + M2X
0117
                              OLDY = OLDY + MOY
0118
                              FRAME(OLDX,OLDY) = FULL
0119
                              DELTA = DELTA + DEL2AB
0120
                      END IF
0121
                      DELA = DELA - 1
                                       ' DECREMENT POSITION COUNT
0122
                      GOTO 100
0123
              END IF
       C
              LINE DRAWING COMPLETED
       С
       C
0124
              RETURN
```

# Appendix B

# MULTIPLIER ACCUMULATOR CARDS AND COORDINATE TRANSFORMATIONS

Alireza F. Faryar

Sarah A. Rajala

#### I. INTRODUCTION

The purpose of this report is a study of four previously built Multiplier Accumulator Cards (MAC) and their application to coordinate transformations. These cards are part of a real-time raster graphic display system used for generating raster graphic algorithms to be used in the cockpits of aircrafts. In this case the MAC will be used to perform coordinate transformations such an example is illustrated in Figures 1 and 2. For real time operation this transformation must be very fast, and in Section II, it is shown that it can be done in 6.7 micro seconds. First, however, the hardware is discussed.

# A. <u>Multiplier Accumulator Cards Hardware</u>:

These cards are powerful processing elements each containing a fast multiplier chip, a 32 bit ALU, input-output memories, and a microprogrammed controller. A simple block diagram is shown in Figure 3. In the following sections, different parts of the card and their performance are discussed. sed.

#### 1. Busing:

Communication with each card is provided via three different buses, Address bus, Data bus and System Function bus.

#### (a) Address bus:

The address bus is a 24 bit wide and is used as follows:

AB00 through AB07 provide addresses corresponding to X and Y when initial data is being written into the input memories.

AB8 specifies if we are writing into X or Y memory. AB16 controls the state of the latches (Bl to B4). MPLOD-L set low lets B7, B8, C7, C8, D7 and D8 be loaded from the data bus. If every input to B12 is in the proper mode MPLOD-L will go low, when CLK goes high and if AB16 is high. AB18 and AB19 address specific cards as follows:

AB 18-19	Address	Card No.
00		0
01		1
10		. <b>2</b>
11		3

AB21-AB23 are an enable signal to (B15)\*.

#### (b) Data bus:

The data bus is 32 bit bus used as follows:

#### DB00-DB23 are used to:

- Load the counters B7, B8, C7, C8, D7 and D8 with initial addresses of X, Y, Z when a function is to be performed. A new address is provided to these counters whenever MPLOD-L goes low (as directed in (a).
- ' If one is writing data into input memories, X and Y, MPLOD-L is high (latches are closed) and data are carried in through Al to A8 bus drivers to the RAMS (this time this bus is providing input data).

<sup>\*</sup> Chip number used in wiring diagram.

If a function is performed, the 32 bit output of Z memory is written on the entire 32 bit data bus, through Al-A8. The state of bus drivers Al-A8 is controlled by RDIM-H provided from (Bl4). When RDIM-H is high, the output of Z RAM is written on the bus. When it is low the data or the address on the bus is being read into the card.

# (c) System Function bus:

The system function bus is a six bit bus consisting of:

Reset-Clock-F3-F2-F1-F0

F0,F1,F2 initialize micro-program counter through address memory (C12). This counter provides the address to the micro-program storage ROM's.

When F3 is low:

If AB8 = 0, AB16 = 0 input is being written into X RAM.

If AB8 = 1, AB16 = 0 input Y is to be written.

If AB8 = 0 and AB16 = 1 the state is changed, RDIM-H = 0.

The address will be provided to the address counters through the data bus. CLK and RESET are provided by the main system.

## 2. Microprogram Counter:

This section consists of a 256 bit bipolar PROM (Cl2) and two synchronous four bit binary counters. The carry-look ahead circuitry of the counters has made it possible to cascade them to get an eight bit synchronous output (Cl4 & Cl5). F0, F1 and F2 of the function code will address the PROM. It's output will be an appropriate address to the micro-code memory for executing a specific function. The counters are loaded with this address and as long as MAC is in this routine

MPINC-H (RUN-H) signal (one of the outputs of micro-program memory) enables the counters to increment with  $\overline{\text{CLK}}$ .

## 3. Microprogram Memory

The microcode\* is stored in four 2048 bit (256x8) bipolar PROMs in order to construct a 256x32 bit memory. Address to this memory is provided by the microprogram counter. The output is used to provide appropriate signals for every function to be executed.

#### 4. Card Decoder

The card decoder is a three to eight line decoder multiplexer (B15). One output is used in each card to indicate if the corresponding card has been selected. The inputs to the card decoder and corresponding pin number in each card are shown below:

AB 23 22 21	AB 19 18	pin#	MAC#
011	00	7	0
011	01	9	1
011	10	10	2
011	11	11	3

For example, if AB 18 and 19 are 10 then pin number 10 of (B15) in card number 2 will go low.

## 5. Bus Receiver-drivers

Except for the data bus and the card busy signal, hexinverter interface elements are used to let a MAC communicate with the system buses. For the data bus and card busy signal Tri-state quad bus transceivers have been used.

<sup>\*</sup> Lists of the microcode are given in Appendix A.

#### 6. Latches

All latches are Hex D-type flip-flops with clear. Four of them (R1 to B4) are used to provide either starting addresses to X, Y and Z memories, when MPLOD-L is low, or to latch the input to the counters, when the data bus carries input data to input memories (MPLOD-L high).

Latches G8 to G12, E5 to E8 and part of E12 are used to provide the outputs of the multiplier chip and Z RAM to the arithmetic logic unit, whenever appropriate. They are controlled by signals provided by the microcodes.

7. Row-counters, Column-counters and Selectors

This circuit is explained for the X input. Similar circuits are used for Y and Z memories.

a) If data is to be written in the X input memory, the address will be ready on the address bus and data will be provided by the data bus. In this case, selectors (B5 and B6) will select the address bus as address to the X RAM. This happens when WRIM-L is low. The data on the data bus are now inputs to X and they are prohibited from appearing on inputs of counters (B7 and B8) by MPLOD-L signal being high. Instead, they are read directly from the outputs of Bus-Transceivers into the X RAM. Signals XWREN-L specify whether the data is to be written in X or Y memory.

- (b) If the data is ready in Y and X RAMS and a function is to be performed, MPLOD-L will go low providing a starting address to B7 and B8 counters. WRIM-L will be high so that the output of the counters will address the X-RAM. The counter will count with XLLOD-L signal provided by microcode.
- (c) To read the data out and write it on the data bus, RDIM-L will go low and so will select the address bus as address to the Z RAM. This will provide the 32 bit long output of Z RAM to the bus transceivers Al to A8. Since TE = RDIM-H is high the outputs will be written on the data bus.

## 8. Memory

There are three different types of memory used in each card, X, Y and Z, all the memory is made from TTL 256 X 4 bit fully decoded random access memory (93L422). The eight bit address to each of memory is usually treated as two 4 bit fields of row and column address. For example X(7,3) is stored in location 01110011.

## (a) X-input memory

This is a 256 X 16 memory. The output is always enabled. The address to it is provided either by the address bus (in write mode when XWREN-L is low), or by the address counters B7 and B8 (when executing a function, XWREN-L is high).

The input to X is provided by the data bus, when it is in read mode.

In this case the following signals are provided:

#### RDIM-H low

MPLOD-L high Bl to B4 are latched AB8 = 0 therefore XWREN-L = low

The output of this memory is connected to multiplier chip.

- This 256 X 16 RAM is addressed similar to X input memory. The only difference is that the output enable signal is not held at a fixed level. The multiplier chip MPY-16AJ (F1) receives Y inputs from the same pins where it delivers half of its output. Therefore, a signal called Tril is used to specify if the chip is reading or writing. The inverted Tril-H is used to enable the output of Y memory which is directly connected to multiplier chip. The input to Y is provided by the data bus as it was to X.
- The Z output memory is a 256 X 32 bit random access memory. The address is provided either by the address counters (D7 & D\*) when it is in reading mode, or by address bus when it is in write mode. It is in write mode when the write enable signal, ZWREN-L, is low. Its input is the output of arithmetic logic unit. The output enable signal is grounded so the output is always enabled if ZWREN-L is high. The output is provided both to the bus tranceivers (A1-A8) and the latches (E5-E8). The latter connects Z output back to the ALU.

### 9. Multiplier chip MPY-16J

The multiplier chip is a single chip on each MAC.

This chip simply multiplies two 16 bit binary numbers and provides a 32 bit long product at its output. This is done in less than 200 n-sec.

In order to save space on the chip, one input shares pins with 16 bits of the output (LSP-out). A signal (TRIL)

controls the flow of the data on these 16 bits. When Tril is high the output of the Y-RAM is provided to the multiplier and the chip will read in the data. When Tril is low the least significant protion of output will be ready at the output. The second input is provided by the X RAM. Every time a multiplication is done the output will go to the arithmetic logic unit for further arithmetic operations. Since the least significant portion of output and the Y input use the same pins, the output may not be directly connected to the arithmetic logic unit. The connection is made through a series of latches. Both multiplier chip and its latches are clocked by (MULAEN-H & MULCLK-H) provided in the microcode. For specifications see Appendix C.

# 10. Arithmetic Logic Unit

The ALU consists of eight ALU chips and three lookahead carry generators (74sl01 & 74sl82). These two chips
together can perform high speed arithmetic operations. Altogether, it is a 64 bit input-32 bit output ALU with a full
carry look-ahead scheme. The inputs are provided by Z-RAM
and multiplier chip. This circuit performs 16 binary arithmetic
operations, with the functions and modes of operation selected
through 5 inputs (one for mode of operation, 4 for function
selection), which are provided in microcodes (ALUFO, 1,2,3,
and ALUMO and ALUCO). The output is directly connected to
the Z-RAM.

For ease of understanding a flow-chart of read and write operations is given in figure 4 and a timing diagram is shown in figure 5.

#### 1. Subroutines

There are four different subroutines considered in a MAC. Every subroutine is called by an appropriate function code. The MAC halts after each operation and is ready for a new command. In the following routines X(0,0), Y(0,0), and Z(0,0) are all offset by the starting address.

# 2. Vector dot product

The following eight dot products are formed in 6.7 microseconds.

$$Z(0,0) = X(0,0)*Y(0,0)+X(0,1)*Y(1,0)+X(0,2)*Y(2,0)+X(0,3)*Y(3,0)$$

$$Z(1,0) = X(1,0)*Y(0,0)+X(1,1)*Y(1,0)+X(1,2)*Y(2,0)+X(1,3)*Y(3,0)$$
:

Z(7,0) = X(7,0)\*Y(0,0)+X(7,1)\*Y(1,0)+X(7,2)\*Y(2,0)+X(7,3)\*Y(3,0)

# 3. Perspective multiplication

The following sixteen pairs of products are formed in 6.7 microseconds.

$$Z(0,0) = X(0,0)*Y(0,0)$$

$$Z(0,1) = X(0,1)*Y(0,0)$$

$$Z(1,0) = X(1,0)*Y(1,0)$$

$$Z(1,1) = X(1,1)*Y(1,0)$$

$$Z(15,0) = X(15,0)*Y(15,0)$$

$$Z(15,1) = X(15,1)*Y(15,0)$$

## 4. Weighted Sum

The two following 4 X 4 weighted sums are formed in 6.7 microseconds.

$$z(0,0) = \sum_{i=0}^{3} \sum_{j=0}^{3} x(i,j)*Y(i,j)$$

$$Z(1,0) = \sum_{i=0}^{3} \sum_{j=0}^{3} X(i,j) *Y(i-4,j)$$

#### 5. Vector transformation

A 1X4 transformed matrix is formed by multiplying a 4X4 matrix (transformation matrix) with the 1X4 original vector, in 3.5 microseconds.

$$Z(0,0) = X(0,0)*Y(0,0)+X(0,1)*Y(1,0)+X(0,2)*Y(2,0)+X(0,3)*Y(3,0)$$

$$Z(0,1) = X(0,0)*Y(0,1)+X(0,1)*Y(1,1)+X(0,2)*Y(2,1)+X(0,3)*Y(3,1)$$

$$\vdots$$

$$Z(0,3) = X(0,0)*Y(0,3)+X(0,1)*Y(1,3)+X(0,2)*Y(2,3)+X(0,3)*Y(3,3)$$

#### 6. Applications

As was previously mentioned one special application of these cards is the real time transformation from figure 1 to figure 2. This is done by transforming starting and ending points of each line in figure 1, using vector transformation routine. Prior to multiplication, a transformation matrix is created by concatenating a rotation matrix (figure 6.a) and a translation matrix (figure 6.b). This multiplication will transfer a point in three dimensional space to another point regarding new location and position of the aircraft. A separate routine is used to create a two-dimensional representation of the scene. Finally, the picture is drawn using a line drawing routine.

Another example, one can use a weighted summing to perform convolution. This can be done by proper selection of X(0,0), Y(0,0), Z(0,0).

# IV. References

- [1] S.A. Rajala, Progress Report for NASA-LRC Grant No. NSG-1355, November 1980.
- [2] S.A. Rajala and E.J. Dunning, Progress Report for NASA-LRC Grant No. NSG-1355, December 1979.
- [3] R.W. Stroh and J.N. England, Progress Report for NASA-LRC Grant No. NSG-1355, December 1978.
- [4] J.E. Bresenham, "Algorithm for Computer Control of a Digital Plotter," IBM System J. 4, 1965.

Figure 1- Example of the displayed picture by the system on board.

In this case the aircraft is in proper path for landing.




Figure 2- When the aircraft is not in proper path for landing.





Figure 3- Multiplier Accumulator Card block diagram






Figure 5 Timing Diagram

Cos H Cos B Sin H Sin P Sin B	-Cos H Sin B + Sin H Sin P Cos B	Sin H Cos P	0
Cos P Sin B	Cos P Cos B	-Sin P	0
-Sin H Cos B + Cos H Sin P. Sin B	Sin H Sin B Cos'H Sin P	Cos H Cos P	0
0	0	0	1


P= Pitch B= Bank H= Heading

Figure 6.a - Rotation matrix


1	0	0	0
0	. 1	0	0
0	0	1 .	. 0
х -	Υ .	· z	1

Figure 6.b - Translation matrix

Appendix B.1
Microcode Table





	THENSFORM	\		M	KKO	COD		FOC	m							(
· ·	RUN-H	(	1	1	1	1	1	1	1	1	1	1.	1	١	1	857
(1/20)	TRILEN-H	0	1	6	1.	0	1	0	1	0	1	0	1	0	-	
	MNTCTK EM-H	0		0	1	0	ī	0	1	6	(	ō	1	6	1	
(D)	MULA EN-H	1	0	-	0	1	0	1	0	1	0	1	0	١	0	
	KLINC-H	0	1.	0	01	0	1,	0	11	0	1	0	0	0	1	
1	XCIOD-L	1	1	1	0	T	1	1	1	1	1	1	0	1	1	
	XH INC-H	0	0	0	1,	6	O	0	0	0	0	0	1	0	0	
	XHLOD-L	1	1	1	1	1	1	I	1	1	1	1	1	1	1	MSB
5	AF INC-H	0	0	0	0	0	0	O	0	0	0	0	0,	0	0	158
6	YLLOD-L	(	1	ı	01	1	1	1	1	1	1	! [	6	1		7
	YHINC-H	0	1	0	0,	0	1/	10	1	10	1	0	6,	0	1	
H S	TH LOD-L	(	1	(	0	-1	1	1	(	1	(	1	0	1	1	7
- (	Sr INC-H	0	٥	6	0	٥	0	O	0	0	c	0	0	0	0	
	ZLICD-L	١	١	١	1	1	١	ī	)	, 1	1	1	1	,	11	7:
	SHINC-H	0	Ö	6	0	0	0	1	.0	0、	G	0	0	0	0	7
	ZHLOD-L	ī	T	-	1	1	1	T	1	1	1	1	1	1	11	MSB
((0)	ALUFØ A	19	1		ï	(	1	b	٥	1	1	1	1	1	1	837
(ID)	ALUF1	0	0	0	0	0	0	6	0	0	0	0	10	0	0	
(10)	ALUFZ	0	0	0	6	0	6	0	0	6	6	6	0	0	0	7
(D)	ALUF3	$\sqcap$	1	1.	1	1	1	0	6	1	1	1	1	1	T	
(ID)	ALUCØ-L	1	1	1	1	1	1	1	1	(	1	1	1	Ī	1	٦
(D)	ALUMO	0	0	0	0	0	O	0	0	O	O	0	0	0	0	
(ID)	ZWRITE-H	6	1	9	1	20	1	0	1	δ	1	0	1	0	1	-1
(((1))	ZLAEN-H	I	0	1	O	1	0	1	0	1	0	1	0	1	0	- 35
	ğ	4	42	.43		45		47	48	4	4	. 49	*	3	13	T





	TRANSFOR	<b>M</b>			ULT ICICO		4	Foc	m								4
	RUN-H	l	1	1	1	(	1	1	(	1	1	1	1		1		<b>8</b> 57
1/20	TRILEN-H	0	1	0	1	G.	ī	6	1	0	1	0	1	0	1		
	WOLCEK EM-H		1.	0	1	0	ı	0	1	0	T	0	1	0	1		
	MULA EN-H		6.	1	·C	I	0	1	0	1	6	1	0	1	0		(
	KLINC-H	0	1,	10	1	0	1,	6	0,	0	1,	0	1,	0	1,		
111	XLLOD-L	1	1	1	1	1	1	1	0	1	1	1	1	1	1		
	XH INC-H	0	0	6	0	0	0	0	1,	0	0	0	0	0	0		manufacture and
	XHLOD-L	1	1	1	1	1	11	1	1	1	1	1	T	1	1		MSB
9	YL INC-H	0	6	0	0	0	3	0	0,	0	0	0	0	0	0	-	887
Cal	YLLOD-L	-	1	1	)	1	1	1	0	1	1	1	1	1	1		
	YHINC-H,	0	1	0	11	0	1	0	0,	0	10	0	1/	0	1		
	YHLOD-L	-1	1	1	11	T	1	1	0	1	1	1	1	1	(		(
( .	S-L INC-H	0	0	0	O	0	G	0	0	6	G	ß	0	0	0		V
	ZLLOD-L	1	1	1	1	1	1	1	1	١	1	1	1	1	1		
	SHINC-H	0,	G	11	10	0,	0	ß,	0	0	0	11	0	0,	0		
	ZHLOD-L	1	-	1	1	1	1	1	1	(	1	1	1	1	1		MSB
((0)	ALUFØ	1	1	0	Ö	l.		11	1.1	1	1	0	0	1	1	_	33
(ID)	ALUF1	υ	U	0	0	0	0	0	0	0	0	0	0	0	0	-	
(ID)	ALUFZ	0	0	0	0	0	D	D	0	0	0	O	0	O	0		
(ID)	ALUF3	1	1	0	0	1	1	T	1	I	1	0	0	1	1		
(ID)	ALUCØ-1.	ľ	1	1	1		1	1	Ī	Ī	1	1	1	i	1		(
(D)	ALU MO	0	0	0	O	0	0	0	0	U	0	U	0	Ü	O		
, (ID)	ZWRITE-H	0	1	Ö	1	Ó	. (	D	1	0	1	, 0	. 1	0			
(ID)	ZLAEN-H	1	0	1	0	1	0	1	Ú	1	0	1	0	1	0		MSB
	<b>1</b> 75	G	SE	SF	&B	19	29	63	64	53	79	67	3	69	43		


	1//			M	ULTI	PLI	m							1		A	
	TRANSFORM	4		M	1010	COD		FOC	<u> </u>	L				V.,.		0	San San
,	RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	0		857	And the second
	TRILEN-H	0	. 1	0	1	0	1	0	1	0	١	0	١	0			- Colling Co.
(1½D)	MULCLK EN-H	0	-	0	1	0	-	0	1	0	i	0	1	0			The same of
	MULA EN-H		0	1	0		0	1	0	1	0	1	0	0		] (	
12.3	KLINC-H	C	Ó	0	1	0	10	0	1	0	0	0	0	0		)	The same of
111	XCIOD-L	1	01			1	1	1	1	F	1		-	0			The second
	XH INC-H	0	1	10	0	G	0	0	0	0	0	0	0	Ö			
	XHLOD-L	1	1	1	1	1	1	1	1	1	1	1	1	0		MSB	A STATE OF THE PARTY OF THE PAR
3	YL INC-H	0	6	0	0	0	0	0	B	0	C	10	0	0		158	O. S.
9	YLLOD-L	(	0	-	-1	١	1	)	1	1	١	1	)	0			A Lincoln Street, and a second
	YHINC-H	0	01	0	1,	6	10	6	1,	0	0:	0	O	0			And special contract
	YHLOD-L	1	0	-	1	1	- 1	1	1	1	1	1		0		$\begin{bmatrix} 1 \end{bmatrix}$	
	S-L INC-H	0	Ô	0	6	6	0	0	0	0	0	0	0	6		] `	- Contraction
	ZLLOD-L	1	1	1	. 1	1	١	1	1		1	1	1	0		:	of the second second
	SHINC-H	Ó	٥	0,	0	1,	0	0,	0	0,	0,	0	,0	0			Name and Address of
	ZHLOD-L	-	_	1		1	1	1	1	1	1	10	ICP.	0		MSB	September of Street
((0)	ALUFØ	1	1	1	1	0	0	1	1.		1	100	400	QUA	GE IS	857	
(ID)	ALUF1	0	0	D	0	0	0	0	0	0	0	0	0	0	7		
(10)	ALUFZ	0	0	0	b	0	b	0	б	0	0	0	0	0			
(D)	ALUF3	1	1	1	1	0	0	1	I	(	1	T	1	0			(212)
(ID)	ALUCØ-L	I	I	1	1	1		1	1	1	1	1	1	0		7 (	711
10)	ALUMO	0	0	0	0	0	0	U	0	0	0	0	0	0			-
(ID)	ZWEITE-H	0	١	0	١	0	1	0	1	0	1	0	1	0.5	•	]	THE PERSON NAMED IN
(12)	ZLAEN-H	1	0	1	0	1	.0		0		U	1	0	0		MSB	THE REAL PROPERTY.
	£75	68	29	49	39	19	72	1	72	73	7	12	12	77			Section 2














	HE X	-5	4 ·	HE LO	ALU
	r)	LD	4 4	LD 4D	XY
	INC	inc inc	INC	INC LD	5
	INC	LD	INC	INC LD	
	INC	INC	INC	INC LD	
	INC	LD	INC .	inc LD	<b>)</b>
	INC	LD	INC	inc LD	}
	INC	INC LD	INC	inc LD	(
	INC	INC	Inc	INC LD	
	INC	INC LD	INC	INC LD	}
1	INC	INC LD	1HC .	inc LD	
	INC	INC LD	INC	inc LD	i (
	INC	INC	INC	inc LD	1
	INC	E LANGE	INC	inc LD	>
	INC	EAS.	INC .	INC LD	>
	INC	13)	INC	INC LD	)
	INC	REFERENEE	INC	INC LD	
	STOP	INC		INC	

	FUNCHT	ION		M	111.7 161.6	PU	178L	Į i				F=	-0		~	0	)
	· ·		P						,	1?			Γ <u>1</u>	· · ·	i	100	
	RUN-H			1	1		/	1	1	1	_/_	1	1	1		857	
	TRILEN-H	1	0	1	0	1	0	1	0	1	0	1	0	1		Ц	
(1½D)	WILCTK EM-H	1	0	1	0	1	0	1	0	1	0	1	0	1			
(D)	MULA EN-H	0_	1	0	1	0	1	0	1	0	1	0	1	0			(
	KLINC-H	0	0	10	0	1	10	1	0	0,	0	1	0	1			
111	XLIOD-L	0	1	-	-	l	١	(	1	O.	1	1	1	1			
	XH INC-H	0,	6	O	6	0	0	6	0	11,	0	0	0	Ö			
	XHLOD-L	0	1	1	1	1		1	T	1	1	)	1	1		MSB	
3.	AF INC-H	0.	0	1	0	1	6	11/	0	0,	0	11/	0	11	1	15B	and the last
24/163	YLLOD-L	0	1	1	(	1	1	1	-(	OL	-1	11	1	1		_	
4	YH 1MC-H	0	0	0	0	0	0	0	0	1	G.	0	0	0			
Sanced	THLOD-L	0	1	1	1	T	1	1	1	1	1	1	1	1			
	Sr Inc-H	0.	G	6	0	0	0	٥	0	0	O	0	0	0	1		
selector	ZLWD-L	0	1	١	1	1	1	(	1	1	1	1	١	1		٦.	1000
Sel	SHINC-H	0	0	0	0	0	0	0	0	0	0	0	0	0			
and the second	ZHLOD-L	0	1	1	)	1	1	1	1	Ī	Ī	1	Ī	1		MSB-	The same of the same of
(0)	A·LuFø	D	0	0	0	0	1	1	.1	1	i	11	11	1)		1887	
(ID)	ALUF1	0	0	0	0	0	0	D	0	0	0	0	6	6		7	The same of the same of
(10)	ALUFZ	0	0	Ó	0	0	0	0	6	0	0	0	6	Ø	H		A COLOR ASSESSMENT
(ID)	ALUF3	0	0	b	0	0	1	1	T	T	Ī	1	Ī	1			
(ID)	ALUCØ-L	1	Ť	Ī	1	1	Ī	1	1	1	1	1	11	1			0
(10)	ALU MO	0	0	0	0	0	0	0	7	0	0	0	0	0		7	The second
	ZWRITE: H		0	0	0	7	8	1	0	<u>                                     </u>	0	J - T	0	1	<del>  </del>		-
	ZLAEN-H	0	0	0	0	0	1	0	7	0	1	1	1	0	+ 1	SS	
,	252	2		8			7		, W		5	77	10	_	-	12	Section 2
the same	2		1	dec							etainuis.			and the same of	The state of the s		










		, 100A	7101	7			PLI	172	Foc	<b>'</b> '^						5	(3)
and an overland		RUN-H	1	1	1	1	1	1	1	1	1	1	1	1	1	1	<b>ES7</b>
	1/20	TRILEN-H	0	1	0	1	0	1.	0	1	0	1	0	1	0	1	
-	版则	MULCLK EM-H	0	1	0	1	0	1	6	1	0	1	0	1	0	1	
-		MULA EN-H		0	1	0	T	0	1	0	1	0	1	0	1	6	(
100000		KLINC-H	0	1.	0	1,	0	0,	0	10	0	1	0	1/	0	0,	
and distributions	***	XUOD-L	1	1	1	1	T	0	1	1	1	1	1	1	1	O	
- American		XH INC-H	0	6	6	0	0	0,	6	0	0	O	0	0	O.	1	
-		X H LOD-L	1	1	1	1	T	0	1	1	١	1	, 1	1	1	1	MSB
- Deliverson	9.1	YL INC-H	0	1,	0	1	0	0.	0	1.4	0	11	10	1	10	0,1	887
Million of the San	(ª	YLLOD-L	1	1	-	1	T	O	-1	1	1	1	1	1	T	04	-   -
Mark Control		YH 1MC-H	0	0	0	0	G	1.	10	0	0	0:	0	0	0	1	
Section 100 Company		YH LOD-L	ı	1	ı	T	1	١	1	(	1	1	1	1	1	I	(
		Sr INC-H	0	0	O	O	0	0	0	0	0	0	.0	0	O	a	] )
	,	ZLLOD-L	T	T	1	L	1	1	(	1	1	I	1	1	1	1	7:
-		SHINC-H	0	0	0	0	0	0	0	0	0	0	1	0	0	0	
		ZHLOD-L	T	(	1	1	١	1	1	1	ī	1	1	1	1	1	MSB
	(10)	A·LUFØ	1	(	١	.(	1	1	1	).	1	1	0	16	11	- (	153
	(ID)	ALUF1	0	O	0	O	0	0	0	$\circ$	Ö	O	0	0	0	0	
	(ID)	ALUFZ	0	0	0	0	O	0	0	U	U	0	0	0	0	0	7
	(ID)	ALUF3		1	1	I	1	1	1	T	1	Ī	0	6	I	T	
	(ID)	ALUCØ-L	1	Ī	1	Ī	Ī	Ī	1	1	İ	1	1	10	RIGIN	ALI PA	GE 18
	(1)	ALU MO	0	0	0	0	0	0	0	0	0	0	0	٥	ပ	0	TIY
p.	(ID)	ZWRITE-H	0	-	Ó	Ī	0	1	0	1	0	1	0		0	11	
		ZLAEN-H	1	Ó	1	0	Ī	0	Ī	٥	1	0	Ti	0	T	0	<b>38</b>
		क्ष	٦	80	8	₫	18	Ų	A	W	i L	22	1 17	. 7	1 %	13	+

VICONTROL PT. X CO-EI, ALU #1 6 HI 40 6 LD LD W . 4 4 LD INC INC INC INC INC INC INC LD INC LD INC INC INC INC INC INC LD INC INC LD INC INC INC INC INC INC INC LD INC LD INC .NC INC INC INC INC XY LD INC LD LD INC INC INC INC INC INC INC INC W INC W INC INC INC INC INC INC INC INC LD LD INC ORIGINAL PAGE IS INC INC INC INC INC LD INC INC LD INC INC INC INCE INL END but depands and ton XYZW XYZW







HI HI HI WW LOW WW XX AD LD LD LD LD LD KOD INC INE MOD INC INC MAD INC INC YX INC LD INC LD ADD INC INC **HOD** INC INC ADD INC INC XY INC LD LD INC COA INC INC ADD INC INC ADD INC INC ×۲ INC INC P LD MOD INC INC ADD INC INC MDD INC INC


32+ LOCS

Appendix B.2 Multiplier Chip Specification

IVII-Y-16AJ

See Electronic Design 14, Sept. 13, 14 18 p. 98

TRN also has applications notes to this device also



CLOCK IALLE I, TRIM, TRIL

R<sub>1</sub> - 19K II NOM

R<sub>2</sub> - 10K II NOM

R<sub>3</sub> - 10K II NOM


R<sub>4</sub> - 29K II NOM

R<sub>5</sub> - 10K II NOM

R<sub>5</sub> - 10K II NOM

Figure 1. Timing Diagram

Figure 2. Input/Output Schematics







Figure 3. Output Delay Versus Temperature

Figure 4. Three State Delay Versus Temperature







Figure 5 Multiply Time Versus Temperature

Figure 6. Test Loads for Delay Measurements






Figure 7. Tambient Versus T case

Figure 8. Icc versus Tcase

absolute maximum	ratings	OVE	operating	temperature range	90
ansolute maximum	ratility	OAGI	Operating	(Ciliperature run)	,,,

Supply voltage				٠.																										-0	1.5	to	7.0	) '	,
nput voltage																															. 0	to	5.	5 '	,
Chitout volume																															. 0	10	5.	5	۷
Operation temperature range:	MPY	-164	117			).																									0,0	: 11	07	0,	C
Operating temperature range:	MPY	-16A	J (1	amb	ient																								-5	<b>5</b> 5	,C	to	12	5°	C
Storage temperature range .			• •	Case																								_	-69	50	C 1	0	150	o	3
Lead temperature (10 second	: .		٠.	•	• •	•	•	•	•	•	•	•	•	•	•	•	•		•	-	-											. !	30	0	2
read semberature (10 second				•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				17	-0	ĺ
Junction temperature								•		•	•				•	•	•	•	•	•		•	•	•	•	•	•	•	•	, ,			.,,	,	•

#### recommended operating conditions

	i N	PY-16/	V	M	PY-16A	J-M	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNI
Supply voltage, V <sub>CC</sub>	4.5	5.0	5.5	4.5	5.0	5.5	٧
Clack pulse width (measured at 1.5 V level)	20			20			ns
Input register setup time, 75 (see Figure 1)	-5.0			-5.0			M
Input register hold time, T <sub>H</sub> (see Figure 1)	20			20			M
Operating embient temperature (see Note 1)	0		70	-55		125	°c

NOTES: 1. MPY-16AJ: Tambient, MPY-16AJ-M: Tosse


### electrical characteristics over recommended temperature range


			MPY-16	AJ	M	PY-16A	J-M	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNI
V <sub>IH</sub> High-level input voltage		2.0			2.0			٧
VIL Low-level input voltage				0.8	7		0.8	<b>v</b>
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = NOM, I <sub>OH</sub> = -0.4 mA	2.4	3.2		2.4	3.2		~
V <sub>OL</sub> Law-level autput voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4.0 mA		0.3	0.5		0.3	0.5	٧
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 74			75			80	μA
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> - MAX, V <sub>IL</sub> - 0.4			-0.75			-1.0	mA
CC Supply current	V <sub>CC</sub> - NOM		800	1000		800	1200	mA

At Tembert - 25°C, VCC - NOM.

## switching characteristics, $V_{CC}$ = 5.0, $T_A$ = 25°C (see Figure 1)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Multiply time, input register clack To autput register clack, 7 <sub>m</sub>	See Figure 5		160	200	m
Output delay .	Load 1, see Figures 3, 6		40	50	~
Three state output delay Output enable Output disable	Load 2, see Figures 4, 6 Load 2, see Figures 4, 6		40 30	50 40	ns ns





#### TYPICAL OPERATING SEQUENCE (3 PORT)

- LOAD TO BUT MOUT IPLIER (No.) AND 16 BIT MULTIPLICAND (NO.) MATERY AND Y INPUT HEGISTERS, RESPECTIVELY SIMULTY TO OUTLY LOAD OUTPUT REGISTERS WITH THE PRODUCT OF TWO PREVIOUS OPERANDS, No. 1 AND 10-1
- 2 WAIT FOR COMPLETION OF NO . MIL MULTIPLICATION READ PRODUCT OF PREVIOUS OPERANDS
- LOAD MSP AND LSP OUTPUT REGISTERS WITH PRODUCT OF No AND MO. SIMULTANEOUSLY LOAD INPUT REGISTERS WITH N1 AND M1.



#### INPUT/OUTPUT FORMAT FOR FRACTIONAL 2'S COMPLEMENT FIELD


THE RESULTING VALUES FOR X AND PR GIVEN IN THE ABOVE EVALUATIONS IY IS EXPRESSED IN THE SAME MANNER AS X) ARE IN FRACTIONAL 2's COMPLEMENT FORMAT. THE VALUE FOR THE SIGN VARIABLE IS 0 FOR POSITIVE OR ZERO NUMBERS AND 1 FOR NEGATIVE NUMBERS.


AN OVERFLOW OCCURS IN THE ATTEMPTED MULTIPLICATION OF THE 2'S COMPLEMENT NUMBER 10000 WITH ITSELF, YIELDING A RESULT OF THE SAME NUMBER, I.E.

THE PRODUCT SIGN BIT IS AVAILABLE REDUNDANTLY AS THE MSB OF BOTH THE MSP AND LSP WORDS

# 64 LEAD FLAT PACKAGE INFORMATION (NOT AVAILABLE FOR MPY-8)

FLAT PACK OPERATIONAL TEMPERATURE RANGE: MPY-12A, MPY-16A 0°C TO 70°C AMBIENT WITH  $\theta_{C-A}$  OF 8°CW PROVIDED BY THE USER





(DIMENSIONS IN INCHES)

MPY-12A

Pin Out			
,	GND	33	N.C.
2	GND	34	XII
3	GND	35	10
4	SGN MSP	36	09
5	PRO1	37	08
6	02	36	07
7	03	39	06
	04	40	05
	06	41	04
10	06	42	03
11	07	43	03
12	08	44	01
. 13	09	45	XSGN
14	10	46	CLKX
15	11	47	CLKY
16	CLK MSP	48	RND
17	CLK LSP	49	Y11
18	TRIM	50	10
19	TRIL	51	09
20	SGN LSP	52	08
21	PR12	53	07
22	13	54	06
23	14	55	*Vcc
24	15	56	•Vcc
25	16	57	•vcc
26	17	58	Y05
27	18	59	04
28	19	•0	စာ
29	20	61	<b>62</b>
30	21	67	<b>0</b> 1
31	22	63	YSGN
22	N.C	64	GND

MPY-16A

Pin Out			
,	PRSGN	33	CLKY
2	PROT	34	CLKL
3	07	35	TRIL
4	03	36	X15
5	04 .	37	X14
. 6	05	38	13
7	06	39	17
	07	40	11
j 9	08	41	10
10	09	42	09
111	10	43	08
12	11	44	07
13	12	45	96
14	13	46	05
15	14	47	04
16	15	48	03
17	PRSGN, YSGN	49	02
18	PR16, Y01	50	01
19	17, 02	51	XSGN
20	18, 03	52	CLKX
21	19, 04	53	RND
22	20, 05	54	•vcc
23	21, 06	55	GND
24	22. 07	56	GND
25	23, 08	57	•vcc
26	24. 09	50	••
27	25. 10	59	GND
28	26, 11	60	GND
29	27. 12	61	GND
30	28. 13	62	•Vcc
31	29, 14	63	TRIM
32	PR30, Y15	•	CLKM

#### Notes:

- 1. Top View Pin Index Number
- 2. Unit Identification
- 3. All V<sub>CC</sub> and GND must be externally connected

For an N bit binary number, the Two's Complement range extends from 2N-1 through 2N-1 1 for integers and -1 through 1-2 (N-1) for fractions. The complete range for the example of N = 4 is given in Figure 1.

4-Bit Two's Complement Number			Base 10 Number		
Sign Bit (MSB)			LSB	Integer	Fraction
0	1	1	1	+7	+7/8
0	1	1	0	+6	+6/8
0	1	0	1	+5	+5/8
0	1	0	0	+4	+4/8
0	0	1	1	+3	+3/8
0	0	1	0	+2	+2/8
0	0	0	1	+1	+1/8
0	0	0	0	0	0
1	1	1	1	-1	-1/8
1	1	1	Ö	.2	2/8
1	1	0	1	.3	- 3/8
1	1	o	Ö	4	4/8
1	0	1	i	-5	-5/8
1	0	i	Ö	-6	-6/8
1	o	ò	i	.7	-7/8
i	ŏ	ō	ò	-8	-8/8

OF POOR QUALT

Print.

Figure 1. 4-Bit Two's Complement Range

Two's complement notation is especially useful to many computer systems. It offers the advantage of having only a single representation for the number zero, as opposed to two for sign-magnitude and one's complement systems. Additionally, it precludes the use of "subtractors" — positive or negative numbers may be added to one another without any regard for the sign of the numbers: the result will always be correct in two's complement notation.

Although positive number representation is the same for both sign-magnitude and two's complement, negative numbers are determined by the following equation:

where |X| is the magnitude of the desired negative number and N is the total number of bits used in the two's complement field, including the sign bit, for integers (N = 1 for fractions).

Although the preceding might seem to be a cumbersome function one must perform before every negation, it turns out that it is easily implemented with hardware. The equivalent of the above equation in hardware is simply the inversion of all bits of IXI-including the sign bit, plus the addition of binary "1" to the LSB. The same procedure reapplied to the two's complement number yields |X|. Inversion is quite straightforward and the addition can generally be performed with the typically unused Carry-In input in the LSB adder.

#### FRACTIONAL/INTEGER MULTIPLICATION

The MPY-Series multipliers may be used in either a fractional or integer mode — the difference is conceptual. For example, using a 4-bit case, the multiplier does not know (or care) whether it is performing the multiplication 6 x (-2)= -12 or (6/8) x (-2/8) = -12/64; the input and output binary fields will be the same. Fractional multiplication (using fields as defined in the previous specifications) offers the advantage of more convenient single precision usage. The MSB is that which is closest to the binary point in fractional representation (the LSB for integer representation). The fractional notation is additionally the most convenient when implementing a floating point multiplication system.

TRW RESERVES THE RIGHT TO CHANGE PRODUCTS AND SPECIFICATIONS WITHOUT NOTICE. THIS INFORMATION DOES NOT CONVEY ANY LICENSE UNDER PATENT RIGHTS OF TRW INC. OR OTHERS